

Low-Cost 240 – 960 MHz OOK Transmitter

Features

- Embedded EEPROM
 - Very Easy Development with RFPDK
 - All Features Programmable
- Frequency Range:
 - 240 to 480 MHz (CMT2110A)
 - 240 to 960 MHz (CMT2117A)
- OOK Modulation
- Symbol Rate: 0.5 to 30 ksp/s
- Output Power: -10 to +13 dBm
- Supply Voltage: 1.8 to 3.6 V
- Current Consumption: 12.4 mA @ +10 dBm
- Sleep Current: < 20 nA
- FCC / ETSI Compliant
- RoHS Compliant
- 6-pin SOT23-6 Package

Descriptions

The CMT2110/17A devices are ultra low-cost, highly flexible, high performance, single-chip OOK transmitters for various 240 to 960 MHz wireless applications. The CMT2110A covers the frequency range from 240 to 480 MHz while the CMT2117A covers the 240 to 960 MHz frequency range. They are part of the CMOSTEK NextGenRF™ family, which includes a complete line of transmitters, receivers and transceivers. With very low current consumption, the device modulates and transmits the data which is sent from the host MCU. An embedded EEPROM allows the frequency, output power and other features to be programmed into the chip using the CMOSTEK USB Programmer and RFPDK. Alternatively, in stock products of 433.92/868.35 MHz are available for immediate demands without the need of EEPROM programming. The CMT2110/17A uses a 1-pin crystal oscillator circuit with the required crystal load capacitance integrated on-chip to minimize the number of external components. The CMT2110/17A transmitter together with the CMT221x receiver enables an ultra low cost RF link.


Applications

- Low-Cost Consumer Electronics Applications
- Home and Building Automation
- Remote Fan Controllers
- Infrared Transmitter Replacements
- Industrial Monitoring and Controls
- Remote Lighting Control
- Wireless Alarm and Security Systems
- Remote Keyless Entry (RKE)

Ordering Information

Part Number	Frequency	Temp.	MOQ
CMT2110A-ESR	433.92 MHz	To 85 °C	3,000 pcs
CMT2110A-ASR	433.92 MHz	To 105 °C	3,000 pcs
CMT2117A-ESR	868.35 MHz	To 85 °C	3,000 pcs

More Ordering Info: See [Page 20](#)



Typical Application




Figure 1. CMT2110/17A Typical Application Schematic

Table 1. BOM of 433.92/868.35 MHz Low-Cost Application

Designator	Descriptions	Value		Unit	Manufacturer
		433.92 MHz	868.35 MHz ^[1]		
U1	CMT2110/17A, Low-Cost 240 – 960 MHz OOK Transmitter	-		-	CMOSTEK
X1	±20 ppm, SMD32*25 mm crystal	26		MHz	EPSON
C0	±20%, 0402 X7R, 25 V	0.1		uF	Murata GRM15
C1	±5%, 0402 NP0, 50 V	82	82	pF	Murata GRM15
C2	±5%, 0402 NP0, 50 V	9	3.9	pF	Murata GRM15
L1	±5%, 0603 multi-layer chip inductor	180	100	nH	Murata LQG18
L2	±5%, 0603 multi-layer chip inductor	27	8.2	nH	Murata LQG18

Note:
 [1]. The 868.35 MHz Application is for CMT2117A only.

Table 2. Product Selection Table

Product	Frequency	Modulation	Max Output Power	Tx Current Consumption	Embedded EEPROM
CMT2110A	240-480 MHz	OOK	+13 dBm	13.4 mA (+10 dBm @ 433.92 MHz)	✓
CMT2117A	240-960 MHz	OOK	+13 dBm	15.5 mA (+10 dBm @ 868.35 MHz)	✓

Abbreviations

Abbreviations used in this data sheet are described below

AN	Application Notes	PA	Power Amplifier
BOM	Bill of Materials	PC	Personal Computer
BSC	Basic Spacing between Centers	PCB	Printed Circuit Board
EEPROM	Electrically Erasable Programmable Read-Only Memory	PN	Phase Noise
ESD	Electro-Static Discharge	RCLK	Reference Clock
ESR	Equivalent Series Resistance	RF	Radio Frequency
ETSI	European Telecommunications Standards Institute	RFPDK	RF Product Development Kit
FCC	Federal Communications Commission	RoHS	Restriction of Hazardous Substances
Max	Maximum	Rx	Receiving, Receiver
MCU	Microcontroller Unit	SOT	Small-Outline Transistor
Min	Minimum	SR	Symbol Rate
MOQ	Minimum Order Quantity	TWI	Two-wire Interface
NP0	Negative-Positive-Zero	Tx	Transmission, Transmitter
OBW	Occupied Bandwidth	Typ	Typical
OOK	On-Off Keying	USB	Universal Serial Bus
		XO/XOSC	Crystal Oscillator
		XTAL	Crystal

Table of Contents

1. Electrical Characteristics	5
1.1 Recommended Operating Conditions	5
1.2 Absolute Maximum Ratings	5
1.3 Transmitter Specifications	6
1.4 Crystal Oscillator	7
2. Pin Descriptions	8
3. Typical Performance Characteristics	9
4. Typical Application Schematics	10
4.1 Low-Cost Application Schematic.....	10
4.2 FCC/ETSI Compliant Application Schematic	11
5. Functional Descriptions	12
5.1 Overview	12
5.2 Modulation, Frequency and Symbol Rate	12
5.3 Embedded EEPROM and RFPDK	13
5.4 Power Amplifier	14
5.5 PA Ramping.....	14
5.6 Crystal Oscillator and RCLK	15
6. Working States and Transmission Control Interface	16
6.1 Working States.....	16
6.2 Transmission Control Interface	16
6.2.1 Tx Enabled by DATA Pin Rising Edge.....	17
6.2.2 Tx Enabled by DATA Pin Falling Edge	17
6.2.3 Two-wire Interface.....	17
7. Ordering Information	20
8. Package Outline	21
9. Top Marking	22
9.1 CMT2110/17A Top Marking	22
10. Other Documentations	23
11. Document Change List	24
12. Contact Information	25

1. Electrical Characteristics

$V_{DD} = 3.3\text{ V}$, $T_{OP} = 25\text{ }^{\circ}\text{C}$, $F_{RF} = 433.92\text{ MHz}$, output power is +10 dBm terminated in a matched $50\text{ }\Omega$ impedance, unless otherwise noted.

1.1 Recommended Operating Conditions

Table 3. Recommended Operation Conditions

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Operation Voltage Supply	V_{DD}		1.8		3.6	V
Operation Temperature	T_{OP}	CMT2110/17A-ESR	-40		85	$^{\circ}\text{C}$
		CMT2110A-ASR	-40		105	$^{\circ}\text{C}$
Supply Voltage Slew Rate			1			mV/us


1.2 Absolute Maximum Ratings

Table 4. Absolute Maximum Ratings^[1]

Parameter	Symbol	Conditions	Min	Max	Unit
Supply Voltage	V_{DD}		-0.3	3.6	V
Interface Voltage	V_{IN}		-0.3	$V_{DD} + 0.3$	V
Junction Temperature	T_J		-40	125	$^{\circ}\text{C}$
Storage Temperature	T_{STG}		-50	150	$^{\circ}\text{C}$
Soldering Temperature	T_{SDR}	Lasts at least 30 seconds		255	$^{\circ}\text{C}$
ESD Rating		Human Body Model (HBM)	-2	2	kV
Latch-up Current			-100	100	mA

Note:

[1]. Stresses above those listed as “absolute maximum ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device under these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.



Caution! ESD sensitive device. Precaution should be used when handling the device in order to prevent permanent damage.

1.3 Transmitter Specifications

Table 5. Transmitter Specifications

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Frequency Range ^[1]	F_{RF}	CMT2110A	240		480	MHz
		CMT2117A	240		960	MHz
Synthesizer Frequency Resolution	F_{RES}	$F_{RF} \leq 480$ MHz		198		Hz
		$F_{RF} > 480$ MHz		398		Hz
Maximum Output Power	$P_{OUT(Max)}$			+13		dBm
Minimum Output Power	$P_{OUT(Min)}$			-10		dBm
Output Power Step Size	P_{STEP}			1		dB
PA Ramping Time ^[2]	t_{RAMP}		0		1024	us
Current Consumption @ 433.92 MHz	$I_{DD433.92}$	0 dBm, 50% duty cycle		6.7		mA
		+10 dBm, 50% duty cycle		13.4		mA
		+13 dBm, 50% duty cycle		17.4		mA
Current Consumption @ 868.35 MHz	$I_{DD868.35}$	0 dBm, 50% duty cycle		8.0		mA
		+10 dBm, 50% duty cycle		15.5		mA
		+13 dBm, 50% duty cycle		19.9		mA
Sleep Current	I_{SLEEP}			20		nA
Symbol Rate	SR		0.5		30	ksps
Frequency Tune Time	t_{TUNE}			370		us
Phase Noise @ 433.92 MHz	$PN_{433.92}$	100 kHz offset from F_{RF}		-81		dBc/Hz
		200 kHz offset from F_{RF}		-83		dBc/Hz
		400 kHz offset from F_{RF}		-92		dBc/Hz
		600 kHz offset from F_{RF}		-97		dBc/Hz
		1.2 MHz offset from F_{RF}		-107		dBc/Hz
Phase Noise @ 868.35 MHz	$PN_{868.35}$	100 kHz offset from F_{RF}		-75		dBc/Hz
		200 kHz offset from F_{RF}		-77		dBc/Hz
		400 kHz offset from F_{RF}		-86		dBc/Hz
		600 kHz offset from F_{RF}		-91		dBc/Hz
		1.2 MHz offset from F_{RF}		-101		dBc/Hz
Harmonics Output for 433.92 MHz ^[3]	$H2_{433.92}$	2 nd harm @ 867.84 MHz, +13 dBm P_{OUT}		-52		dBm
	$H3_{433.92}$	3 rd harm @ 1301.76 MHz, +13 dBm P_{OUT}		-60		dBm
Harmonics Output for 868.35 MHz ^[3]	$H2_{868.35}$	2 nd harm @ 1736.7 MHz, +13 dBm P_{OUT}		-67		dBm
	$H3_{868.35}$	3 rd harm @ 2605.05 MHz, +13 dBm P_{OUT}		-55		dBm
OOK Extinction Ratio				60		dB
Notes: [1]. The frequency range is continuous over the specified range. [2]. 0 and 2 ⁿ us, n = 0 to 10, when set to "0", the PA output power will ramp to its configured value in the shortest possible time. [3]. The harmonics output is measured with the application shown as Figure 10.						

1.4 Crystal Oscillator

Table 6. Crystal Oscillator Specifications

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Crystal Frequency ^[1]	F _{XTAL}		26	26	26	MHz
Crystal Tolerance ^[2]				±20		ppm
Load Capacitance ^[3]	C _{LOAD}		12		20	pF
Crystal ESR	R _m				60	Ω
XTAL Startup Time ^[4]	t _{XTAL}			400		us

Notes:

- [1]. The CMT2110/17A can directly work with external 26 MHz reference clock input to XTAL pin (a coupling capacitor is required) with amplitude 0.3 to 0.7 V_{pp}.
- [2]. This is the total tolerance including (1) initial tolerance, (2) crystal loading, (3) aging, and (4) temperature dependence. The acceptable crystal tolerance depends on RF frequency and channel spacing/bandwidth.
- [3]. The required crystal load capacitance is integrated on-chip to minimize the number of external components.
- [4]. This parameter is to a large degree crystal dependent.

2. Pin Descriptions





Figure 2. CMT2110/17A Pin Assignments


Table 7. CMT2110/17A Pin Descriptions

Pin Number	Name	I/O	Descriptions
1	XTAL	I	26 MHz single-ended crystal oscillator input or External 26 MHz reference clock input
2	GND	I	Ground
3	DATA	IO	Data input to be transmitted or Data pin to access the embedded EEPROM Pulled up internally to VDD when configured as Transmission Enabled by DATA Pin Falling Edge and used as input pin Pulled down internally to GND when configured as Transmission Enabled by DATA Pin Rising Edge and used as input pin
4	CLK	I	Clock pin to control the device Clock pin to access the embedded EEPROM Pulled up internally to VDD
5	RFO	O	Power amplifier output
6	VDD	I	Power supply input


3. Typical Performance Characteristics




**Figure 3. Phase Noise, $F_{RF} = 433.92$ MHz,
 $P_{OUT} = +13$ dBm, Unmodulated**




**Figure 4. Phase Noise, $F_{RF} = 868.35$ MHz,
 $P_{OUT} = +13$ dBm, Unmodulated**




**Figure 5. OOK Spectrum, SR = 9.6 kbps,
 $P_{OUT} = +10$ dBm, $t_{RAMP} = 32$ μ s**



**Figure 6. Spectrum of PA Ramping,
SR = 9.6 kbps, $P_{OUT} = +10$ dBm**



**Figure 8. Spectrum of PA Ramping,
SR = 1.2 kbps, $P_{OUT} = +10$ dBm**



**Figure 7. Output Power vs. Supply
Voltages, $F_{RF} = 433.92$ MHz**

4. Typical Application Schematics

4.1 Low-Cost Application Schematic




Figure 9. Low-Cost Application Schematic

Notes:

- Connector J1 is a must for the CMT2110/17A EEPROM access during development or manufacture.
- The general layout guidelines are listed below. For more design details, please refer to “AN101 CMT211xA Schematic and PCB Layout Design Guideline”
 - Use as much continuous ground plane metallization as possible.
 - Use as many grounding vias (especially near to the GND pins) as possible to minimize series parasitic inductance between the ground pour and the GND pins.
 - Avoid using long and/or thin transmission lines to connect the components.
 - Avoid placing the nearby inductors in the same orientation to reduce the coupling between them.
 - Place C0 as close to the CMT2110/17A as possible for better filtering.
- The table below shows the BOM of 433.92/868.35 MHz Low-Cost Application. For the BOM of 315/915 MHz application, please refer to “AN101 CMT211xA Schematic and PCB Layout Design Guideline”.

Table 8. BOM of 433.92/868.35 MHz Low-Cost Application

Designator	Descriptions	Value		Unit	Manufacturer
		433.92 MHz	868.35 MHz ^[1]		
U1	CMT2110/17A, Low-Cost 240 – 960 MHz OOK Transmitter	-		-	CMOSTEK
X1	±20 ppm, SMD32*25 mm crystal	26		MHz	EPSON
C0	±20%, 0402 X7R, 25 V	0.1		uF	Murata GRM15
C1	±5%, 0402 NP0, 50 V	82	82	pF	Murata GRM15
C2	±5%, 0402 NP0, 50 V	9	3.9	pF	Murata GRM15
L1	±5%, 0603 multi-layer chip inductor	180	100	nH	Murata LQG18
L2	±5%, 0603 multi-layer chip inductor	27	8.2	nH	Murata LQG18
Note:					
[1]. The 868.35 MHz Application is for CMT2117A only.					

4.2 FCC/ETSI Compliant Application Schematic




Figure 10. FCC/ETSI Compliant Application Schematic

Notes:

1. Connector J1 is a must for the CMT2110/17A EEPROM access during development or manufacture.
2. The general layout guidelines are listed below. For more design details, please refer to “AN101 CMT211xA Schematic and PCB Layout Design Guideline”.
 - Use as much continuous ground plane metallization as possible.
 - Use as many grounding vias (especially near to the GND pins) as possible to minimize series parasitic inductance between the ground pour and the GND pins.
 - Avoid using long and/or thin transmission lines to connect the components.
 - Avoid placing the nearby inductors in the same orientation to reduce the coupling between them.
 - Place C0 as close to the CMT2110/17A as possible for better filtering.
3. The table below shows the BOM of 433.92/868.35 MHz FCC/ETSI Compliant Application. For the BOM of 315/915 MHz application, please refer to “AN101 CMT211xA Schematic and PCB Layout Design Guideline”.

Table 9. BOM of 433.92/868.35 MHz FCC/ETSI Compliant Application

Designator	Descriptions	Value		Unit	Manufacturer
		433.92 MHz	868.35 MHz ^[1]		
U1	CMT2110/17A, Low-Cost 240 – 960 MHz OOK Transmitter	-		-	CMOSTEK
X1	±20 ppm, SMD32*25 mm crystal	26		MHz	EPSON
C0	±20%, 0402 X7R, 25 V	0.1		uF	Murata GRM15
C1	±5%, 0402 NP0, 50 V	68	68	pF	Murata GRM15
C2	±5%, 0402 NP0, 50 V	15	9.1	pF	Murata GRM15
C3	±5%, 0402 NP0, 50 V	15	8.2	pF	Murata GRM15
L1	±5%, 0603 multi-layer chip inductor	180	100	nH	Murata LQG18
L2	±5%, 0603 multi-layer chip inductor	36	8.2	nH	Murata LQG18
L3	±5%, 0603 multi-layer chip inductor	18	8.2	nH	Murata LQG18

Note:
 [1]. The 868.35 MHz Application is for CMT2117A only.

5. Functional Descriptions




Figure 11. CMT2110/17A Functional Block Diagram

5.1 Overview

The CMT2110/17A is an ultra low-cost, highly flexible, high performance, single-chip OOK transmitter for various 240 to 960 MHz wireless applications. The CMT2110A covers the frequency range from 240 to 480 MHz while the CMT2117 covers the 240 to 960 MHz frequency range. They are part of the CMOSTEK NextGenRF™ family, which includes a complete line of transmitters, receivers and transceivers. The chip is optimized for the low system cost, low power consumption, battery powered application with its highly integrated and low power design.

The functional block diagram of the CMT2110/17A is shown in the figure above. The CMT2110/17A is based on direct synthesis of the RF frequency, and the frequency is generated by a low-noise fractional-N frequency synthesizer. It uses a 1-pin crystal oscillator circuit with the required crystal load capacitance integrated on-chip to minimize the number of external components. Every analog block is calibrated on each Power-on Reset (POR) to the highly accurate reference voltage internally. The calibration can help the chip to finely work under different temperatures and supply voltages. The CMT2110/17A uses the DATA pin for the host MCU to send in the data. The input data will be modulated and sent out by a highly efficient PA which output power can be configured from -10 to +13 dBm in 1 dB step size. RF Frequency, PA output power and other product features can be programmed into the embedded EEPROM by the RFPDK and USB Programmer. This saves the cost and simplifies the product development and manufacturing effort. Alternatively, in stock products of 433.92/868.35 MHz are available for immediate demands with no need of EEPROM programming. The CMT2110/17A operates from 1.8 to 3.6 V so that it can finely work with most batteries to their useful power limits. Working under 3.3 V supply voltage when transmitting signal at +10 dBm power, it only consumes 13.4 mA at 433.92 MHz and 15.5 mA at 868.35 MHz.

5.2 Modulation, Frequency and Symbol Rate

The CMT2110/17A supports OOK modulation with the symbol rate up to 30 ksps. The CMT2110A covers the frequency range from 240 to 480 MHz, while the CMT2117A covers the frequency range from 240 to 960 MHz, including the license free ISM frequency band around 315 MHz, 433.92 MHz, 868.35 MHz and 915 MHz. The device contains a high spectrum purity low power fractional-N frequency synthesizer with output frequency resolution better than 198 Hz when the frequency is lower than 480 MHz, and the frequency resolution is 397 Hz when the frequency is higher than 480 MHz. See the table below for the modulation, frequency and symbol rate specifications.

Table 10. Modulation, Frequency and Symbol Rate

Parameter	Value	Unit
Modulation	OOK	-
Frequency (CMT2110A)	240 to 480	MHz
Frequency (CMT2117A)	240 to 960	MHz
Frequency Resolution ($F_{RF} \leq 480$ MHz)	198	Hz
Frequency Resolution ($F_{RF} > 480$ MHz)	397	Hz
Symbol Rate	0.5 to 30	ksps

5.3 Embedded EEPROM and RFPDK

The RFPDK (RF Products Development Kit) is a very user-friendly software tool delivered for the user configuring the CMT2110/17A in the most intuitional way. The user only needs to fill in/select the proper value of each parameter and click the “Burn” button to complete the chip configuration. No register access and control is required in the application program. See the figure below for the accessing of the EEPROM and Table 11 for the summary of all the configurable parameters of the CMT2110/17A in the RFPDK.




Figure 12. Accessing Embedded EEPROM

For more details of the CMOSTEK USB Programmer and the RFPDK, please refer to “AN103 CMT211xA-221xA One-Way RF Link Development Kits Users Guide”. For the detail of CMT2110/17A configurations with the RFPDK, please refer to “AN102 CMT2110/17A Configuration Guideline”.

Table 11. Configurable Parameters in RFPDK

Category	Parameters	Descriptions	Default	Mode
RF Settings	Frequency (CMT2110A)	To input a desired transmitting radio frequency in the range from 240 to 480 MHz. The step size is 0.001 MHz.	433.92 MHz	Basic Advanced
	Frequency (CMT2117A)	To input a desired transmitting radio frequency in the range from 240 to 960 MHz. The step size is 0.001 MHz.	868.35 MHz	Basic Advanced
	Tx Power	To select a proper transmitting output power from -10 dBm to +14 dBm, 1 dBm margin is given above +13 dBm.	+13 dBm	Basic Advanced
	Xtal Cload	On-chip XOSC load capacitance options: from 10 to 22 pF.	15 pF	Basic Advanced
	PA Ramping	To control PA output power ramp up/down time, options are 0 and 2 ⁿ us (n from 0 to 10).	0 us	Advanced
Transmitting Settings	Start by	Start condition of a transmitting cycle, by Data Pin Rising/Falling Edge.	Data Pin Rising Edge	Advanced
	Stop by	Stop condition of a transmitting cycle, by Data Pin Holding Low for 20 to 90 ms.	Data Pin Holding Low for 20 ms	Advanced

5.4 Power Amplifier

A highly efficient single-ended Power Amplifier (PA) is integrated in the CMT2110/17A to transmit the modulated signal out. Depending on the application, the user can design a matching network for the PA to exhibit optimum efficiency at the desired output power for a wide range of antennas, such as loop or monopole antenna. Typical application schematics and the required BOM are shown in “Chapter 4 Typical Application Schematic”. For the schematic, layout guideline and the other detailed information please refer to “AN101 CMT211xA Schematic and PCB Layout Design Guideline”.

The output power of the PA can be configured by the user within the range from -10 dBm to +13 dBm in 1 dB step size using the CMOSTEK USB Programmer and RFPDK.

5.5 PA Ramping

When the PA is switched on or off quickly, its changing input impedance momentarily disturbs the VCO output frequency. This process is called VCO pulling, and it manifests as spectral splatter or spurs in the output spectrum around the desired carrier frequency. By gradually ramping the PA on and off, PA transient spurs are minimized. The CMT2110/17A has built-in PA ramping configurability with options of 0, 1, 2, 4, 8, 16, 32, 64, 128, 256, 512 and 1024 us, as shown in Figure 13. When the option is set to “0”, the PA output power will ramp up to its configured value in the shortest possible time. The ramp down time is identical to the ramp up time in the same configuration.

CMOSTEK recommends that the maximum symbol rate should be no higher than 1/2 of the PA ramping “rate”, as shown in the formula below:

$$SR_{Max} \leq 0.5 * \left(\frac{1}{t_{RAMP}} \right)$$

In which the PA ramping “rate” is given by $(1/t_{RAMP})$. In other words, by knowing the maximum symbol rate in the application, the PA ramping time can be calculated by:

$$t_{RAMP} \leq 0.5 * \left(\frac{1}{SR_{MAX}} \right)$$

The user can select one of the values of the t_{RAMP} in the available options that meet the above requirement. If somehow the t_{RAMP} is set to be longer than “ $0.5 * (1/SR_{MAX})$ ”, it will possibly bring additional challenges to the OOK demodulation of the Rx device. For more detail of calculating t_{RAMP} , please refer to “AN102 CMT2110/17A Configuration Guideline”.




Figure 13. PA Ramping Time

5.6 Crystal Oscillator and RCLK

The CMT2110/17A uses a 1-pin crystal oscillator circuit with the required crystal load capacitance integrated on-chip. Figure 14 shows the configuration of the XTAL circuitry and the crystal model. The recommended specification for the crystal is 26 MHz with ± 20 ppm, ESR (R_m) $< 60 \Omega$, load capacitance C_{LOAD} ranging from 12 to 20 pF. To save the external load capacitors, a set of variable load capacitors C_L is built inside the CMT2110/17A to support the oscillation of the crystal.

The value of load capacitors is configurable with the CMOSTEK USB Programmer and RFPDK. To achieve the best performance, the user only needs to input the desired value of the XTAL load capacitance C_{LOAD} of the crystal (can be found in the datasheet of the crystal) to the RFPDK, then finely tune the required XO load capacitance according to the actual XO frequency. Please refer to "AN103 CMT211xA-221xA One-Way RF Link Development Kits Users Guide" for the method of choosing the right value of C_L .




Figure 14. XTAL Circuitry and Crystal Model




Figure 15. RCLK Circuitry

If a 26 MHz RCLK (reference clock) is available in the system, the user can directly use it to drive the CMT2110/17A by feeding the clock into the chip via the XTAL pin. This further saves the system cost due to the removal of the crystal. A coupling capacitor is required if the RCLK is used. The recommended amplitude of the RCLK is 0.3 to 0.7 Vpp on the XTAL pin. Also, the user should set the internal load capacitor C_L to its minimum value. See Figure 15 for the RCLK circuitry.

6. Working States and Transmission Control Interface

6.1 Working States

The CMT2110/17A has 4 different working states: SLEEP, XO-STARTUP, TUNE and TRANSMIT.

SLEEP

When the CMT2110/17A is in the SLEEP state, all the internal blocks are turned off and the current consumption is minimized to 20 nA typically.

XO-STARTUP

After detecting a valid control signal on DATA pin, the CMT2110/17A goes into the XO-STARTUP state, and the internal XO starts to work. The valid control signal can be a rising or falling edge on the DATA pin, which can be configured on the RFPDK. The host MCU has to wait for the t_{XTAL} to allow the XO to get stable. The t_{XTAL} is to a large degree crystal dependent. A typical value of t_{XTAL} is provided in Table 12.

TUNE

The frequency synthesizer will tune the CMT2110/17A to the desired frequency in the time t_{TUNE} . The PA can be turned on to transmit the incoming data only after the TUNE state is done, before that the incoming data will not be transmitted. See Figure 16 and Figure 17 for the details.

TRANSMIT

The CMT2110/17A starts to modulate and transmit the data coming from the DATA pin. The transmission can be ended in 2 methods: firstly, driving the DATA pin low for t_{STOP} time, where the t_{STOP} can be configured from 20 to 90 ms on the RFPDK; secondly, issuing SOFT_RST command over the two-wire interface, this will stop the transmission in 1 ms. See section 6.2.3 for details of the two-wire interface.

Table 12. Timing in Different Working States

Parameter	Symbol	Min	Typ	Max	Unit
XTAL Startup Time ^[1]	t_{XTAL}		400		us
Time to Tune to Desired Frequency	t_{TUNE}		370		us
Hold Time After Rising Edge	t_{HOLD}	10			ns
Time to Stop The Transmission ^[2]	t_{STOP}	20		90	ms
Notes:					
[1]. This parameter is to a large degree crystal dependent.					
[2]. Configurable from 20 to 90 ms in 10 ms step size.					

6.2 Transmission Control Interface

The CMT2110/17A uses the DATA pin for the host MCU to send in data for modulation and transmission. The DATA pin can be used as pin for EEPROM programming, data transmission, as well as controlling the transmission. The transmission can be started by detecting rising or falling edge on the DATA pin, and stopped by driving the DATA pin low for t_{STOP} as shown in the table above. Besides communicating over the DATA pin, the host MCU can also communicate with the device over the two-wire interface, so that the transmission is more robust, and consumes less current.

Please note that the user is recommended to use the Tx Enabled by DATA pin Rising Edge, which is described in Section [错误!未找到引用源。](#)

6.2.1 Tx Enabled by DATA Pin Rising Edge

As shown in the Figure 16, once the CMT2110/17A detects a rising edge on the DATA pin, it goes into the XO-STARTUP state. The user has to pull the DATA pin high for at least 10 ns (t_{HOLD}) after detecting the rising edge, as well as wait for the sum of t_{XTAL} and t_{TUNE} before sending any useful information (data to be transmitted) into the chip on the DATA pin. The logic state of the DATA pin is “Don’t Care” from the end of t_{HOLD} till the end of t_{TUNE} . In the TRANSMIT state, PA sends out the input data after they are modulated. The user has to pull the DATA pin low for t_{STOP} in order to end the transmission.




Figure 16. Transmission Enabled by DATA Pin Rising Edge

6.2.2 Tx Enabled by DATA Pin Falling Edge

As shown in the Figure 17, once the CMT2110/17A detects a falling edge on the DATA pin, it goes into XO-STARTUP state and the XO starts to work. During the XO-STARTUP state, the DATA pin needs to be pulled low. After the XO is settled, the CMT2110/17A goes to the TUNE state. The logic state of the DATA pin is “Don’t Care” during the TUNE state. In the TRANSMIT state, PA sends out the input data after they are modulated. The user has to pull the DATA pin low for t_{STOP} in order to end the transmission. Before starting the next transmit cycle, the user has to pull the DATA pin back to high.




Figure 17. Transmission Enabled by DATA Pin Falling Edge

6.2.3 Two-wire Interface

For power-saving and reliable transmission purposes, the CMT2110/17A is recommended to communicate with the host MCU over a two-wire interface (TWI): DATA and CLK. The TWI is designed to operate at a maximum of 1 MHz. The timing requirement and data transmission control through the TWI are shown in this section.

Table 13. TWI Requirements

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Digital Input Level High	V_{IH}		0.8			V_{DD}
Digital Input Level Low	V_{IL}				0.2	V_{DD}
CLK Frequency	F_{CLK}		10		1,000	kHz
CLK High Time	t_{CH}		500			ns
CLK Low Time	t_{CL}		500			ns
CLK Delay Time	t_{CD}	CLK delay time for the first falling edge of the TWI_RST command, see Figure 20	20		15,000	ns
DATA Delay Time	t_{DD}	The data delay time from the last CLK rising edge of the TWI command to the time DATA return to default state			15,000	ns
DATA Setup Time	t_{DS}	From DATA change to CLK falling edge	20			ns
DATA Hold Time	t_{DH}	From CLK falling edge to DATA change	200			ns




Figure 18. Two-wire Interface Timing Diagram

Once the device is powered up, TWI_RST and SOFT_RST should be issued to make sure the device works in SLEEP state robustly. On every transmission, TWI_RST and TWI_OFF should be issued before the transmission to make sure the TWI circuit functions correctly. TWI_RST and SOFT_RST should be issued again after the transmission for the device going back to SLEEP state reliably till the next transmission. The operation flow with TWI is shown as the figure below.




Figure 19. CMT2110/17A Operation Flow with TWI

Table 14. TWI Commands Descriptions

Command	Descriptions
TWI_RST	<p>Implemented by pulling the DATA pin low for 32 clock cycles and clocking in 0x8D00, 48 clock cycles in total.</p> <p>It only resets the TWI circuit to make sure it functions correctly. The DATA pin cannot detect the Rising/Falling edge to trigger transmission after this command, until the TWI_OFF command is issued.</p> <p>Notes:</p> <ol style="list-style-type: none"> Please ensure the DATA pin is firmly pulled low during the first 32 clock cycles. When the device is configured as Transmission Enabled by DATA Pin Falling Edge, in order to issue the TWI_RST command correctly, the first falling edge of the CLK should be sent t_{CD} after the DATA falling edge, which should be longer than the minimum DATA setup time 20 ns, and shorter than 15 us,

Command	Descriptions
	as shown in Figure 20. 3. When the device is configured as Transmission Enabled by DATA Pin Rising Edge, the default state of the DATA is low, there is no t_{CD} requirement, as shown in Figure 21.
TWI_OFF	Implemented by clocking in 0x8D02, 16 clock cycles in total. It turns off the TWI circuit, and the DATA pin is able to detect the Rising/Falling edge to trigger transmission after this command, till the TWI_RST command is issued. The command is shown as Figure 22.
SOFT_RST	Implemented by clocking in 0xBD01, 16 clock cycles in total. It resets all the other circuits of the chip except the TWI circuit. This command will trigger internal calibration for getting the optimal device performance. After issuing the SOFT_RST command, the host MCU should wait 1 ms before sending in any new command. After that, the device goes to SLEEP state. The command is shown as Figure 23.




Figure 20. TWI_RST Command When Transmission Enabled by DATA Pin Falling Edge




Figure 21. TWI_RST Command When Transmission Enabled by DATA Pin Rising Edge




Figure 22. TWI_OFF Command




Figure 23. SOFT_RST Command

The DATA is generated by the host MCU on the rising edge of CLK, and is sampled by the device on the falling edge. The CLK should be pulled up by the host MCU during the TRANSMISSION shown in Figure 19. The TRANSMISSION process should refer to Figure 16 or Figure 17 for its timing requirement, depending on the “Start By” setting configured on the RFPDK.

The device will go to SLEEP state by driving the DATA low for t_{STOP} , or issuing SOFT_RST command. A helpful practice for the device to go to SLEEP is to issue TWI_RST and SOFT_RST commands right after the useful data is transmitted, instead of waiting the t_{STOP} , this can save power significantly.

7. Ordering Information

Table 15. CMT2110/17A Ordering Information

Part Number	Descriptions	Package Type	Package Option	Operating Condition	MOQ / Multiple
CMT2110A-ESR ^[1]	Low-Cost 240-480 MHz OOK Transmitter	SOT23-6	Tape & Reel	1.8 to 3.6 V, -40 to 85 °C	3,000
CMT2110A-ASR ^[1]	Low-Cost 240-480 MHz OOK Transmitter	SOT23-6	Tape & Reel	1.8 to 3.6 V, -40 to 105 °C	3,000
CMT2117A-ESR ^[1]	Low-Cost 240-960 MHz OOK Transmitter	SOT23-6	Tape & Reel	1.8 to 3.6 V, -40 to 85 °C	3,000

Notes:

[1]. “E” stands for extended industrial product grade, which supports the temperature range from -40 to +85 °C.
 “A” stands for advanced industrial product grade, which supports the temperature range from -40 to +105 °C.
 “S” stands for the package type of SOT23-6.
 “R” stands for the tape and reel package option, the minimum order quantity (MOQ) for this option is 3,000 pieces.
 The default frequency for CMT2110A-ESR is 433.92 MHz, for CMT2117A-ESR is 868.35 MHz, for the other settings, please refer to the Table 11 of Page 13.

Visit www.cmostek.com/products to know more about the product and product line.

Contact sales@cmostek.com or your local sales representatives for more information.

8. Package Outline

The 6-pin SOT23-6 illustrates the package details for the CMT2110/17A. Table 16 lists the values for the dimensions shown in the illustration.




Figure 24. 6-Pin SOT23-6

Table 16. 6-Pin SOT23-6 Package Dimensions

Symbol	Size (millimeters)		
	Min	Typ	Max
A	—	—	1.35
A1	0.04	—	0.15
A2	1.00	1.10	1.20
A3	0.55	0.65	0.75
b	0.38	—	0.48
C	0.08	—	0.20
D	2.72	2.92	3.12
E	2.60	2.80	3.00
E1	1.40	1.60	1.80
e	0.95 BSC		
e1	1.90 BSC		
L	0.30	—	0.60
θ	0	—	8°

9. Top Marking

9.1 CMT2110/17A Top Marking




Figure 25. CMT2110A (Left) and CMT2117A (Right) Top Marking

Table 17. CMT2110/17A Top Marking Explanation

Top Mark:	0A①②③ / 7A①②③
Mark Method:	Laser
Font Size:	0.6 mm, right-justified
1st letter:	0, represents CMT2110A 7, represents CMT2117A
2nd letter:	A: represents revision A
3rd – 5th letter:	①②③: Internal reference for data code tracking, assigned by the assembly house

10. Other Documentations

Table 18. Other Documentations for CMT2110/17A

Brief	Name	Descriptions
AN101	CMT211xA Schematic and PCB Layout Design Guideline	Details of CMT2110/13/17/19A PCB schematic and layout design rules, RF matching network and other application layout design related issues.
AN102	CMT2110/17A Configuration Guideline	Details of configuring CMT2110/17A features on the RFPDK.
AN103	CMT211xA-221xA One-Way RF Link Development Kits Users Guide	User's Guides for CMT211xA and CMT221xA Development Kits, including Evaluation Board and Evaluation Module, CMOSTEK USB Programmer and the RFPDK.

11. Document Change List

Table 19. Document Change List

Rev. No.	Chapter	Description of Changes	Date
0.7	All	Initial released version	2014-03-04
0.8	0	Add Ordering Information in first page	2014-04-05
	1	Update Table 5	
	3	Update the title of Figure8/9	
	4	Update the BOM of Typical Application Schematics	
	5	Update Section 5.3 Embedded EEPROM and RFPDK Add Section 5.5 PA Ramping	
0.85	1	Update Table 5	2014-04-08
	3	Update Figure 4	
0.9	0	Update ordering Information in first page	2014-06-14
		Update Description	
	5	Update 5.3, add Table 11	
	7	Update chapter 7. Ordering information	
1.0	-	-	2014-06-30
1.1	All	Add product CMT2117A to the datasheet	2015-01-16
	6	Add Section 6.2.3	
1.2	6	Update Section 6.2.3	2015-01-23
1.25	2	Pin Description on DATA pin	2017-04-21

12. Contact Information

Action Dynamic Tech.(HK) Trading Co.

Add:Room 1111, Building B, Phase 6, International Innovation Valley, Dashi Road, Nanshan District, Shenzhen

Website:www.dnsj88.com

Email:dnsj@dn-ic.com

TEL:0755-82539044

FAX:0755-82539160

CMOSTEK Confidential

Copyright. CMOSTEK Microelectronics Co., Ltd. All rights are reserved.

The information furnished by CMOSTEK is believed to be accurate and reliable. However, no responsibility is assumed for inaccuracies and specifications within this document are subject to change without notice. The material contained herein is the exclusive property of CMOSTEK and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of CMOSTEK. CMOSTEK products are not authorized for use as critical components in life support devices or systems without express written approval of CMOSTEK. The CMOSTEK logo is a registered trademark of CMOSTEK Microelectronics Co., Ltd. All other names are the property of their respective owners.